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I. INTRODUCTION
The observation of electrical current-induced domain wall (DW) motion in magnetic nanowires promises numerous perspectives 1, 2 and the most interesting one is to build up a novel ultra-dense non-volatile storage device, called "racetrack memory" 3, 4 (see Fig. 1 ). Write head nucleates a local domain in the magnetic stripe and a current pulse drives the domain to move sequentially from write head to read head. Data or magnetization direction are stored between two artificial potentials or constrictions, which pin the DW as no current pulse is applied. The distance between two constrictions W can be extremely small to some nanometers and this allows >GB storage in a small die. Compared to other nonvolatile memory candidates, 5 the scalability potential of racetrack memory is evident. By using magnetic tunnel junction (MTJ) write and read heads, its operations like domain nucleation, DW motion, and detection can be addressed directly by CMOS circuits. 6 This hybrid integration makes racetrack memory promise high performance like fast-speed (>100 MHz) and low power beyond classical spin transfer torque memories (STT-MRAM). Based on in-plane magnetic anisotropy, the first racetrack memory prototype was presented recently despite of its small capacity 256 bits. 7 However, the intrinsic low energy barrier E separating the two in-plane magnetization directions of storage layer leads to short data retention in advanced technology node (e.g., 22 nm). 8 This limits its use for high-density racetrack memory. Perpendicular magnetic anisotropy (PMA) in CoFeB/ MgO structures providing a high energy barrier E (Refs. 9 and 10) was demonstrated and PMA MTJ become one of the most promising candidates to realize a read head. Advantageous domain wall nucleation current and speed of PMA MTJ were also observed recently 11 and this makes it to be a better write head than in-plane MTJ.
In this paper, we present firstly the design of PMA racetrack memory composed of CoFeB magnetic stripe and CoFeB/MgO MTJs. A spice-compatible compact model based on experimental measurements and theoretical models is secondly described to perform the numerical simulation with CMOS circuits. At last, we evaluate and analyze the performance of PMA racetrack memory including power consumption, area, and data access speed based on the spice simulation.
II. STRUCTURE DESIGN AND COMPACT MODELLING
The structure of PMA racetrack memory is shown in Fig. 2 , which includes mainly three parts: a CoFeB magnetic stripe separated by constrictions to store data, two CoFeB/ MgO MTJs as write and read heads, CMOS circuits generating the DW nucleation (I w ), propagation (I p ) and detection (I r ) currents. The number of constrictions equals to the number of stored bits and CMOS circuit dominates the whole area of this racetrack memory as the magnetic stripe is implemented at the back-end through 3D integration as MRAM. Fig. 3 shows one example of CMOS circuits to generate I w and I p , which are, respectively, bi-directional and uni-directional in the side of write head. I r is also a unidirectional driven by a sense amplifier 12 and it can convert the stored data from magnetization direction "up" or "down" to digital signal "0" or "1." In order to achieve the best write and read reliability, the width of write and read heads are different. For writing, a lower resistance of MTJ0 with larger width can reduce the rate of oxide barrier breakdown, which is one of the most significant constraints of the high-speed STT switching mechanism. On the contrary, high resistance of the MTJ1 with smaller width for reading can greatly improve the sensing performance. 12 In order to demonstrate the operations of this PMA racetrack memory, a spice compact model has been developed, which is programmed with Verilog-A language 13 and compatible with standard computer-aided design (CAD) tools. includes mainly three physical models describing, respectively, the DW nucleation and detection in CoFeB/MgO MTJ, DW motion in magnetic stripe. A number of experimental parameters have been integrated directly to optimize its simulation precision and efficiency (see Table I ).
The first physical models are dedicated to calculate the critical current I C0 and switching dynamics of the PMA write head, which is induced by spin-polarized current and nucleates a new DW in the magnetic stripe. I C0 can be expressed by Eqs. (1) and (2):
where E is the barrier energy, a is the magnetic damping constant, c is the gyromagnetic ratio, e is the elementary charge, l B the Bohr magneton, and V m the volume of the free layer. Equation (1) shows that I C0 is proportional to the perpendicular anisotropy field H K , while the calculation of I C0 in in-plane anisotropy MTJ is more complex as it depends mainly on the demagnetization field M S . 14, 15 This is the reason to explain the reduction of I C0 for PMA MTJ.
It is worthy to note that the spin accumulation effects are neglected in this compact model and the spin polarization efficiency factor g is obtained with the following equation.
where the sign depends on the free-layer alignment g sv and g tunnel which are, respectively, the spin polarization efficiency in a spin valve and MTJ. They are both predicted by Slonczewski to be
where P is the spin polarization percentage of the tunnel current, h is the angle between the magnetization of the free and the reference layers.
14,17
The average DW nucleation duration is presented as
where C % 0.577 is the Euler's constant, n ¼ E/k B T is the activation energy in units of k B T, P ref , P free are the tunneling spin polarizations of the reference and free layers, we assume that P ref ¼ P free ¼ P for this compact model, m is the magnetic moment of free layer.
The second physical models are dedicated to calculate DW motion speed velocity and driven current I p . The velocity of DW motion in perpendicular magnetized CoFeB nanowire can be given by the following equations:
FIG. 2. The cross-section structure of racetrack memory. At the back-end process, the magnetic stripe is implemented above the CMOS/MTJ interfacing circuits, which generate I r for reading, I w for domain wall nucleation, and I p for domain wall propagation. There are only two contacts for each stripe. where b is the nonadiabatic coefficient, a is the damping constant, and u is the current velocity. As b, a depend on the material of the magnetic stripe, the velocity can be increased linearly with a higher current density j p or I p as j p exceeds the critical current density j c_propagation . In the opposite case, the current cannot propagate the DW and the velocity is kept to zero. This dynamics allows the model to be used in the simulation of high-speed racetrack memory (>GHz). With the distance W between two adjacent constrictions (see also Fig. 1 ), we can calculate the necessary pulse duration for I p to move one storage element duration ¼ W/V.
The third physical models are used to detect the magnetization direction by tunnel magnetoresistance (TMR) effect. The MgO barrier tunnel resistance model and bias-voltage dependent TMR model have been integrated to read the storage data in the magnetic stripe. A simplified equation to calculate the resistance of CoFeB/MgO/CoFeB MTJ is presented in Ref. 20 .
where u ¼ 0.4 is the potential barrier height of crystalline MgO, t ox is the thickness of oxide barrier, and Area is the MTJ area (see Table I ). k is a factor calculated from the resistance-area (RA) product value of MTJ, which depends on the material composition of the three thin layers. For this model, RA is defined as a parameter ¼ 10 X lm 2 , which gives k ¼ 332.2 with Eq. (9).
The simulation results of this compact model present good agreement (e.g., DW motion shown in Fig. 4 ) and high accuracy with conventional micro-magnetic simulation. 19 Verilog-A language provides an easy interface to manage the parameters allowing the model to be expediently extended to other PMA racetrack memory structures different from CoFeB/MgO. 13 
III. RESULTS AND DISCUSSION
By using this spice-compatible model and STMicroelectronics CMOS 65 nm design kit, 21 a PMA racetrack memory of 8 bits (see Fig. 2 ) has been successfully cosimulated. Fig. 5 shows the transient simulation results driven by 50 MHz domain wall propagation current pulse I p ¼ $68.43 lA and its duration is 2.5 ns (see Fig. 5(b) ). Intially, the states of all the storage elements in the magnetic track are set to "0" and we plan to store a arbitrary logic pattern "…00010100111000…." The pattern is firstly sent to write head MTJ0 and the domain wall nucleation current I w $ 140 lA is activated during each data transition between logic "1" and "0" (see Fig. 5(a) ). I p should be set to "0" during data nucleation to avoid leakage currents. After the data nucleation, I p is activated to induce domain wall motion in the magnetic stripe and we can obtain the same pattern at the read head MTJ1 after eight pulses (see Figs 
5(d))
. This simulation shows the correct operations of this PMA racetrack memory with low I w and I p , allowing small die area (see Fig. 3 ). However, the operating frequency, 50 MHz is relatively low for advanced logic circuits, where a square wave is often used as the driving signal, (e.g., Clock), which can be generated more easily. Fig. 6 shows the transient simulation of this PMA racetrack memory with 500 MHz square wave I p pulse. To ensure both the domain wall nucleation ($1 ns) and motion ($1 ns) in one cycle, current pulses I w $ 414 lA and I p $ 176 lA are, respectively, required. Note that it is difficult to use a 50% duty cycle square wave to drive the in-plane anistrophy racetrack memory as the duration of domain wall nucleation is much longer than that of domain wall motion. 6 Nevertheless, the higher currents allowing fast speed leads to larger die area. Fig. 7 shows the performance tradeoff of this racetrack memory in terms of power, speed and area. The X-axis corresponds only to the size of five MOS transistors for switching (see Fig. 3 ) as the sensing circuit is kept the same whatever the speed. F is the feature size of technology node. Square wave I p pulse is used for all the simulations and the data storage speed is shown to be linearly increased up to 500 MHz with 40 F 2 die area. Assuming the area of sensing circuit $20 F 2 , 12 one can briefly calculate cell area for our PMA CoFeB racetrack memory, which is about 60/8 ¼ 7.5 F 2 /bit. If there are 64 constrictions 22 in the magnetic stripe, the cell area would be nearly 1 F 2 /bit, smaller than other non-volatile storage technologies. 5, 23, 24 The energy dissipation per data storage operation E RM can be described by Eq. (10):
where V w and V p are the power supplies of current sources for domain wall nucleation and motion; D w and D p are the pulse durations of I w and I p , which are both equal to 1/2T p and T p is the period of the square-wave current pulse I p . E RM can be advantagously lower than $1 pJ, but it will be only slightly reduced for large die area, as shown in Fig. 7 . This is due to the nearly linear relationship between both the DW nucleation and motion currents with duration (see Eqs. (6)- (8)). The potential power efficiency of this PMA racetrack memory following feature size F minimization is also studied by using the compact model (see Fig. 8 ). F presents important impact on dissipated energy as the small size of racetrack memory reduces linearly the DW nucleation and motion currents while keeping the same delay (i.e., D w and D p ) or operating speed. Two frequencies 500 MHz (solid line) and 250 MHz (dotted line) have been simulated and Fig. 8 shows that about 75%-90% E RM can be saved with the shrinking of technology node from 65 nm to 15 nm.
IV. CONCLUSION
In summary, we present the first design of PMA racetrack memory composed of a CoFeB magnetic stripe and two CoFeB/MgO/CoFeB MTJs. A spice-compatible compact model based on physical theories and experimental measurements has been developed to demonstrate its operations and high performance. According to the simulation results, extremely small area (e.g., $1 F 2 /bit), fast-speed (e.g., 500 MHz), and low power can be expected beyond STT-MRAM, Flash and other non-volatile memory technologies. A PMA CoFeB racetrack memory prototype is under investigation in our laboratory.
